AMD UltraScale+ FPGAs Product Selection Guide

AMD UltraScale+ FPGAs Product Selection Guide

<!-- image --> <!-- image -->

AMD Spartan UltraScale+ FPGAs -Resources & Packaging

| | Device Name | SU10P | SU25P | SU35P | SU45P | SU60P | SU65P | SU100P | SU150P | SU200P | |----------------------------------|--------------------------------|---------------|---------------|---------------|--------------------|---------------|-----------------|-----------------|------------------------|------------------------| | | System Logic Cells (K) | 11 | 22 | 36 | 53 | 66 | 66 | 101 | 138 | 219 | | Logic | CLB Flip-Flops (K) | 10 | 20 | 33 | 48 | 60 | 60 | 92 | 126 | 200 | | | CLB LUTs (K) | 5 | 10 | 16 | 24 | 30 | 30 | 46 | 63 | 100 | | | Max. DistributedRAM (Mb) | 0.07 | 0.14 | 0.23 | 0.53 | 0.66 | 0.57 | 0.88 | 1.25 | 1.99 | | | Total Block RAM (Mb) | 1.7 | 1.7 | 1.7 | 2.5 | 3.4 | 3.8 | 5.1 | 5.9 | 6.8 | | | 36K Block RAM | 48 | 48 | 48 | 72 | 96 | 108 | 144 | 168 | 192 | | Memory | Total UltraRAM (Mb) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4.5 | 18.0 | | | 288K UltraRAM | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 16 | 64 | | | Integrated Memory Controller | 0 | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 | | Clocking | Clock Mgmt Tiles (CMTs) | 2 | 2 | 2 | 3 | 3 | 5 | 5 | 6 | 6 | | Integrated | DSP Slices | 24 | 36 | 48 | 96 | 144 | 144 | 144 | 384 | 384 | | IP | PCIE4CE Blocks | 0 | 0 | 0 | 1x Gen4x4 | 1x Gen4x4 | 1x Gen4x4 | 1x Gen4x4 | 1x Gen4x8 or 2x Gen4x4 | 1x Gen4x8 or 2x Gen4x4 | | | Max. Single-Ended HDIO | 252 | 252 | 252 | 210 | 210 | 294 | 294 | 336 | 336 | | | Max. Single-Ended HPIO | 52 | 52 | 52 | 52 | 52 | 52 | 52 | 104 | 104 | | I/O | Max. Single-Ended XP5IO | 0 | 0 | 0 | 0 | 0 | 132 | 132 | 132 | 132 | | | GTH Transceivers (16.3 Gb/s) 1 | 0 | 0 | 0 | 4 | 4 | 4 | 4 | 8 | 8 | | Security | Platform Management Controller | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | Speed | Extended | -1, -2 | -1, -2 | -1, -2 | -1, -2 | -1, -2 | -1, -2 | -1, -2 | -1, -2 | -1, -2 | | Grades | Industrial | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | | Package Dimensions CMVA361 10x10 | (mm) Ball Pitch (mm) 0.5 | 168, 52, 0, 0 | 168, 52, 0, 0 | 168, 52, 0, 0 | HDIO, HPIO, XP5IO, | GTH | | | | | | CMVA529 12x12 | 0.5 | 252, 52, 0, 0 | 252, 52, 0, 0 | 252, 52, 0, 0 | | | | | | | | CMVB529 12x12 | 0.5 | | | | | | 100, 52, 132, 4 | 100, 52, 132, 4 | | | | CMVE529 12x12 | 0.5 | | | | 188, 52, 0, 4 | 188, 52, 0, 4 | | | | | | SBVC529 19x19 | 0.8 | | | | | | 120, 52, 132, 0 | 120, 52, 132, 0 | | | | SBVD529 19x19 | 0.8 | | | | 210, 52, 0, 4 | 210, 52, 0, 4 | | | | | | SBVB625 21x21 | 0.8 | 252, 52, 0, 0 | 252, 52, 0, 0 | 252, 52, 0, 0 | 188, 52, 0, 0 | 188, 52, 0, 0 | | | | | | SBVF784 23x23 | 0.8 | | | | | | 224, 52, 132, 4 | 224, 52, 132, 4 | 224, 52, 132, 4 | 224, 52, 132, 4 | | SBVG784 23x23 | 0.8 | | | | | | 126, 52, 132, 4 | 126, 52, 132, 4 | 126, 104, 132, 8 | 126, 104, 132, 8 | | SBVF900 25x25 | 0.8 | | | | | | | | 78, 104, 132, 8 | 78, 104, 132, 8 | | SBVA1024 27x27 | 0.8 | | | | | | 294, 52, 132, 4 | 294, 52, 132, 4 | 294, 104, 132, 8 | 294, 104, 132, 8 | | NBVA1089 31x31 | 0.92 | | | | | | | | 336, 104, 132, 8 | 336, 104, 132, 8 |

Important: Verify all data in this document with the device data sheets.

<!-- image -->

AMD Artix UltraScale+ FPGAs -Resources & Packaging

| | Device Name | Device Name | AU7P | AU10P | AU15P | AU20P | AU25P | |-------------------------------|-------------------------------|-------------------------------|----------------------|----------------------|----------------------|----------------------|----------------------| | System Logic Cells (K) | System Logic Cells (K) | System Logic Cells (K) | 82 | 96 | 170 | 238 | 308 | | CLB Flip-Flops (K) | CLB Flip-Flops (K) | CLB Flip-Flops (K) | 75 | 88 | 156 | 218 | 282 | | CLB LUTs (K) | CLB LUTs (K) | CLB LUTs (K) | 37 | 44 | 78 | 109 | 141 | | Dist. RAM (Mb) | Dist. RAM (Mb) | Dist. RAM (Mb) | 1.1 | 1.0 | 2.5 | 3.2 | 4.7 | | Total Block RAM (Mb) | Total Block RAM (Mb) | Total Block RAM (Mb) | 3.8 | 3.5 | 5.1 | 7.0 | 10.5 | | 36K Block RAM Blocks | 36K Block RAM Blocks | 36K Block RAM Blocks | 108 | 100 | 144 | 200 | 300 | | UltraRAM (Mb) | UltraRAM (Mb) | UltraRAM (Mb) | - | - | - | - | - | | Clock Management Tiles (CMTs) | Clock Management Tiles (CMTs) | Clock Management Tiles (CMTs) | 2 | 3 | 3 | 4 | 4 | | DSP Slices | DSP Slices | DSP Slices | 216 | 400 | 576 | 900 | 1,200 | | PCI Express® | PCI Express® | PCI Express® | 1x Gen3x4 | 1x Gen4x8 (1) | 1x Gen4x8 (1) | 1x Gen3x8 | 1x Gen3x8 | | AMS - System Monitor | AMS - System Monitor | AMS - System Monitor | 1 | 1 | 1 | 1 | 1 | | Max. Single-Ended HD I/Os | Max. Single-Ended HD I/Os | Max. Single-Ended HD I/Os | 144 | 72 | 72 | 72 | 96 | | Max. Single-Ended HP I/Os | Max. Single-Ended HP I/Os | Max. Single-Ended HP I/Os | 104 | 156 | 156 | 156 | 208 | | GTH Transceivers (2) | GTH Transceivers (2) | GTH Transceivers (2) | 4 | 12 | 12 | - | - | | GTY Transceivers (2) | GTY Transceivers (2) | GTY Transceivers (2) | - | - | - | 12 | 12 | | Extended | Extended | Extended | -1 -2 | -1 -2 | -1 -2 | -1 -2 | -1 -2 | | | | | Industrial -1 -2 -1L | Industrial -1 -2 -1L | Industrial -1 -2 -1L | Industrial -1 -2 -1L | Industrial -1 -2 -1L | | Package | (mm) | Ball Pitch (mm) | Dim. | Dim. | HDIO, HPIO, GTH, | Dim. | Dim. | | FCVA289 | 9x9 | 0.5 | 72, 58, 4, 0 | | | | | | UBVA368 | 11.5x9.5 | 0.5 | | 24, 104, 8, 0 | 24, 104, 8, 0 | | | | SBVB484 | 19x19 | 0.8 | | 48, 156, 12, 0 | 48, 156, 12, 0 | | | | SBVC484 | 19x19 | 0.8 | 144, 104, 4, 0 | | | | | | SFVB784 | 23x23 | 0.8 | | | | 72, 156, 0, 12 | 96, 208, 0, 12 | | FFVB676 | 27x27 | 1.0 | | 72, 156, 12, 0 | 72, 156, 12, 0 | 72, 156, 0, 12 | 72, 208, 0, 12 |

|

<!-- image -->

|

AMD Kintex UltraScale+ FPGAs -Resources

| | Device Name | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P | KU19P | |---------------|-----------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------| | Logic | System Logic Cells (K) | 356 | 475 | 600 | 653 | 747 | 1,143 | 1,843 | | Logic | CLB Flip-Flops (K) | 325 | 434 | 548 | 597 | 683 | 1,045 | 1,685 | | Logic | CLB LUTs (K) | 163 | 217 | 274 | 299 | 341 | 523 | 842 | | Memory | Max. Distributed RAM (Mb) | 4.7 | 6.1 | 8.8 | 9.1 | 11.3 | 9.8 | 11.6 | | Memory | Total Block RAM (Mb) | 12.7 | 16.9 | 32.1 | 21.1 | 26.2 | 34.6 | 60.8 | | Memory | UltraRAM (Mb) | 13.5 | 18.0 | 0 | 22.5 | 31.5 | 36.0 | 81.0 | | Clocking | Clock Mgmt Tiles (CMTs) | 4 | 4 | 4 | 8 | 4 | 11 | 9 | | Integrated IP | DSP Slices | 1,368 | 1,824 | 2,520 | 2,928 | 3,528 | 1,968 | 1,080 | | | PCIE4 (PCIe® Gen3 x16) | 1 | 1 | 0 | 4 | 0 | 5 | 0 | | | PCIE4C (PCIe® Gen3 x16 / Gen4 x8) | 0 | 0 | 0 | 0 | 0 | 0 | 3 | | | 150G Interlaken | 0 | 0 | 0 | 1 | 0 | 4 | 0 | | | 100G Ethernet w/ KR4 RS-FEC | 0 | 1 | 0 | 2 | 0 | 4 | 1 | | | Max. Single-Ended HD I/Os | 96 | 96 | 96 | 96 | 96 | 96 | 72 | | | Max. Single-Ended HP I/Os | 208 | 208 | 208 | 416 | 208 | 572 | 468 | | I/O | GTH 16.3 Gb/s Transceivers | 0 | 0 | 28 | 32 | 28 | 44 | 0 | | I/O | GTY 32.75 Gb/s Transceivers | 16 | 16 | 0 | 20 | 0 | 32 | 32 | | Speed | Extended (1) | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | | Grades | Industrial | -1 -1L -2 | -1 -1L -2 | -1 -1L -2 | -1 -1L -2 | -1 -1L -2 | -1 -1L -2 | -1 -1L -2 |

<!-- image -->

|

AMD Kintex UltraScale+ FPGAs -Packaging

| | Device Name | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P | KU19P | |------------------|-----------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------| | Footprint (1, 2) | Dimensions (mm) | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | HD I/O, HP I/O, GTH 16.3 Gb/s, GTY 32.75 Gb/s | | B784 (3) | 23x23 (4) | 96, 208, 0, 16 | 96, 208, 0, 16 | | | | | | | A676 (3) | 27x27 | 48, 208, 0, 16 | 48, 208, 0, 16 | | | | | | | B676 | 27x27 | 72, 208, 0, 16 | 72, 208, 0, 16 | | | | | | | D900 (3) | 31x31 | 96, 208, 0, 16 | 96, 208, 0, 16 | | 96, 312, 16, 0 | | | | | E900 | 31x31 | | | 96, 208, 28, 0 | | 96, 208, 28, 0 | | | | A1156 (3) | 35x35 | | | | 48, 416, 20, 8 | | 48, 468, 20, 8 | | | E1517 | 40x40 | | | | 96, 416, 32, 20 | | 96, 416, 32, 24 | | | A1760 | 42.5x42.5 | | | | | | 96, 416, 44, 32 | | | E1760 | 42.5x42.5 | | | | | | 96, 572, 32, 24 | | | J1760 | 42.5x42.5 | | | | | | | 72, 468, 0, 32 | | B2104 | 47.5x47.5 | | | | | | | 72, 468, 0, 32 |

<!-- image -->

AMD Kintex UltraScale+ Gen 2 FPGAs Resources & Packaging

| | | Device Name | 2KU030P 2KU040P | 2KU050P | |--------------|--------------------------------|-----------------------------------|-----------------------------------|-----------------------------------| | | System Logic Cells (K) | 328 | 410 | 491 | | Logic | CLB Flip-Flops (K) | 300 | 374 | 449 | | | CLB LUTs (K) | 150 | 187 | 225 | | | Max. DistributedRAM (Mb) | 4.1 | 5.1 | 6.2 | | | Total Block RAM (Mb) | 11.8 | 14.8 | 17.7 | | | 36K Block RAM | 336 | 420 | 504 | | Memory | Total UltraRAM (Mb) | 18.0 | 22.5 | 27.0 | | | 288K UltraRAM | 64 | 80 | 96 | | | Memory Controller | 4 | 6 | 6 | | Clocking | Clock Mgmt Tiles (CMTs) | 4 | 6 | 6 | | Integrated | DSP Slices | 1,248 | 1,560 | 1,872 | | IP | PCIE4CE Blocks | 2 | 2 | 3 | | | Max. Single-Ended HDIO | 78 | 78 | 120 | | I/O | Max. Single-Ended HPIO | 0 | 0 | 0 | | | Max. Single-Ended XP5IO | 264 | 396 | 396 | | | GTY Transceivers | 16 | 16 | 24 | | Security | Platform Management Controller | ✓ | ✓ | ✓ | | | Extended | -1, -2, -3, -2L | -1, -2, -3, -2L | -1, -2, -3, -2L | | Speed Grades | Industrial | -1, -2, -1L | -1, -2, -1L | -1, -2, -1L | | Package | Dimensions (mm) Ball | Pitch (mm) HDIO, HPIO, XP5IO, GTY | Pitch (mm) HDIO, HPIO, XP5IO, GTY | Pitch (mm) HDIO, HPIO, XP5IO, GTY | | SBVF900 (1) | 25x25 0.8 | 78, 0, 198, 12 | 78, 0, 198, 12 | 78, 0, 198, 12 | | SBVB1024 | 27x27 0.8 | 78, 0, 198, | 16 78, 0, 198, 16 | 78, 0, 198, 16 | | NSVN1369 | 35x35 0.92 | 78, 0, 264, 16 | 78, 0, 396, 16 | 120, 0, 396, 24 |

1. Footprint compatible with SU150P and SU200P.

|

<!-- image -->

|

AMD Virtex UltraScale+ FPGAs -Resources

Important: Verify all data in this document with the device data sheets.

| | Foundation | Foundation | Foundation | Foundation | Foundation | Foundation | Foundation | 58G PAM4 | 58G PAM4 | 58G PAM4 | |-------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------| | Device Name | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU19P | VU23P | VU27P | VU29P | | System Logic Cells (K) | 862 | 1,314 | 1,724 | 2,586 | 2,835 | 3,780 | 8,938 | 2,252 | 2,835 | 3,780 | | CLB Flip-Flops (K) | 788 | 1,201 | 1,576 | 2,364 | 2,592 | 3,456 | 8,172 | 2,059 | 2,592 | 3,456 | | CLB LUTs (K) | 394 | 601 | 788 | 1,182 | 1,296 | 1,728 | 4,086 | 1,030 | 1,296 | 1,728 | | Max. Dist. RAM (Mb) | 12.0 | 18.3 | 24.1 | 36.1 | 36.2 | 48.3 | 58.4 | 14.2 | 36.2 | 48.3 | | Total Block RAM (Mb) | 25.3 | 36.0 | 50.6 | 75.9 | 70.9 | 94.5 | 75.9 | 74.3 | 70.9 | 94.5 | | UltraRAM (Mb) | 90.0 | 132.2 | 180.0 | 270.0 | 270.0 | 360.0 | 90.0 | 99.0 | 270.0 | 360.0 | | DSP Slices | 2,280 | 3,474 | 4,560 | 6,840 | 9,216 | 12,288 | 3,840 | 1,320 | 9,216 | 12,288 | | Peak INT8 DSP (TOP/s) | 7.1 | 10.8 | 14.2 | 21.3 | 28.7 | 38.3 | 10.4 | 4.1 | 28.7 | 38.3 | | PCIe® Gen3 x16 | 2 | 4 | 4 | 6 | 3 | 4 | 0 | 0 | 1 | 1 | | PCIe Gen3 x16/Gen4 x8 (1) | - | - | - | - | - | - | 8 | 4 | - | - | | 150G Interlaken | 3 | 4 | 6 | 9 | 6 | 8 | 0 | 0 | 8 | 8 | | 100G Ethernet w/ KR4 RS-FEC | 3 | 4 | 6 | 9 | 9 | 12 | 0 | 2 | 15 | 15 | | Max. Single-Ended HP I/Os | 520 | 832 | 832 | 832 | 624 | 832 | 1,976 | 572 | 676 | 676 | | Max. Single-Ended HD I/Os | 0 | 0 | 0 | 0 | 0 | 0 | 96 | 72 | 0 | 0 | | GTY 32.75 Gb/s Transceivers | 40 | 80 | 80 | 120 | 96 | 128 | 80 | 34 | 32 | 32 | | GTM 58 Gb/s PAM4 Transceivers | - | - | - | - | - | - | - | 4 | 48 | 48 | | 100G / 50G KP4 FEC | - | - | - | - | - | - | - | 2 / 4 | 24 / 48 | 24 / 48 | | Extended (2) | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | | Industrial | -1 -2 | -1 -2 | -1 -2 | -1 -2 | -1 -2 | -1 -2 | - | -1, -2 | -1 -2 | -1 -2 |

<!-- image -->

|

AMD Virtex UltraScale+ FPGAs -Packaging

Important: Verify all data in this document with the device data sheets.

| | | Foundation | Foundation | Foundation | Foundation | Foundation | Foundation | Foundation | 58G PAM4 | 58G PAM4 | 58G PAM4 | 58G PAM4 | |-------------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|-----------------|----------------------|----------------------|----------------------|----------------------| | | Device | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU19P | VU23P | VU27P | VU29P | | | Footprint (1,2,3) | Dim. (mm) | HPIO, GTY | HPIO, GTY | HPIO, GTY | HPIO, GTY | HPIO, GTY | | HPIO, HDIO, GTY | HPIO, HDIO, GTY, GTM | HPIO, HDIO, GTY, GTM | HPIO, HDIO, GTY, GTM | HPIO, HDIO, GTY, GTM | | A1365 (2) | 35x35 | | | | | | | | 364, 0, 34 (6) , | 4 | | | | C1517 | 40x40 | 520, 40 | | | | | | | | | | | | J1760 | 42.5x42.5 | | | | | | | | 572, 72, 34, 4 | | | | | F1924 (4) | 45x45 | | | | | 624, 64 | | | | | | | | A2104 | 47.5x47.5 | | 832, 52 | 832, 52 | 832, 52 | | | | | | | | | | 52.5x52.5 (5) | | | | | | 832, 52 | | | | | | | B2104 | 47.5x47.5 | | 702, 76 | 702, 76 | 702, 76 | 572, 76 | | | | | | | | | 52.5x52.5 (5) | | | | | | 702, 76 | | | | | | | C2104 | 47.5x47.5 | | 416, 80 | 416, 80 | 416, 104 | 416, 96 | | | | | | | | | 52.5x52.5 (5) | | | | | | 416, 104 | | | | | | | D2104 | 47.5x47.5 | | | | 676, 76 | 572, 76 | | | | | | | | | 52.5x52.5 (5) | | | | | | 676, 76 | | | 676, 0, 16, 30 | 676, 0, 16, 30 | | | H2104 | 47.5x47.5 | | | | | | | | | | | | | A2577 | 52.5x52.5 | | | | 448, 120 | 448, 96 | 448, 128 | | | 448, 0, 32, 48 | 448, 0, 32, 48 | | | A3824 | 65x65 | | | | | | | 1976, 96,48 | | | | | | B3824 | 65x65 | | | | | | | 1664, 96, 80 | | | | |

1. For full part number details, see DS890, UltraScale Architecture and Product Overview .

2. All packages are 1.0 mm ball pitch, with the exception of A1365, which is 0.92 mm.

3. Consult UG583, UltraScale Architecture PCB Design User Guide for specific migration details.

4. The GTY transceiver line rate in the F1924 footprint is package limited to 16.3 Gb/s. Refer to data sheet for details.

5. These 52.5x52.5 mm packages have the same PCB ball footprint as the 47.5x47.5 mm packages and are footprint compatible.

6. GTYs in quads 224-230 and 232 are limited to 16 Gb/s.

<!-- image -->

|

AMD Virtex UltraScale+ HBM FPGAs -Resources & Packaging

| | HBM (4GB) | HBM (8GB) | HBM (8GB) | HBM (8GB) | HBM (16GB) | HBM (16GB) | HBM (16GB) | |-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------| | Device Name | VU31P | VU33P | VU35P | VU37P | VU45P | VU47P | VU57P | | System Logic Cells (K) | 962 | 962 | 1,907 | 2,852 | 1,907 | 2,852 | 2,852 | | CLB Flip-Flops (K) | 879 | 879 | 1,743 | 2,607 | 1,743 | 2,607 | 2,607 | | CLB LUTs (K) | 440 | 440 | 872 | 1,304 | 872 | 1,304 | 1,304 | | Max. Dist. RAM (Mb) | 12.5 | 12.5 | 24.6 | 36.7 | 24.6 | 36.7 | 36.7 | | Total Block RAM (Mb) | 23.6 | 23.6 | 47.3 | 70.9 | 47.3 | 70.9 | 70.9 | | UltraRAM (Mb) | 90.0 | 90.0 | 180.0 | 270.0 | 180.0 | 270.0 | 270.0 | | HBM DRAM (GB) | 4 | 8 | 8 | 8 | 16 | 16 | 16 | | HBM AXI Interfaces | 16 | 32 | 32 | 32 | 32 | 32 | 32 | | Clock Mgmt Tiles (CMTs) | 4 | 4 | 8 | 12 | 8 | 12 | 12 | | DSP Slices | 2,880 | 2,880 | 5,952 | 9,024 | 5,952 | 9,024 | 9,024 | | Peak INT8 DSP (TOP/s) | 8.9 | 8.9 | 18.6 | 28.1 | 18.6 | 28.1 | 28.1 | | PCIe® Gen3 x16 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | | PCIe Gen3 x16/Gen4 x8 (1) | 4 | 4 | 4 | 4 | 4 | 4 | 4 | | 150G Interlaken | 0 | 0 | 2 | 4 | 2 | 4 | 4 | | 100G Ethernet w/ KR4 RS-FEC | 2 | 2 | 5 | 8 | 5 | 8 | 10 | | Max. Single-Ended HPIOs | 208 | 208 | 416 | 624 | 416 | 624 | 624 | | GTY 32.75 Gb/s Transceivers | 32 | 32 | 64 | 96 | 64 | 96 | 32 | | GTM 58 Gb/s PAM4 Transceivers | - | - | - | - | - | - | 32 | | 100G / 50G KP4 FEC | - | - | - | - | - | - | 16/32 | | Extended (2) | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 | | Industrial | - | - | - | - | - | - | - | | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | Footprint (3, 4, 5, 6) Dim. (mm) HPIO, GTY HPIO, GTY, GTM | | H1924 45x45 | 208, 32 | | | | | | | | H2104 47.5x47.5 | | 208, 32 | 416, 64 | | 416, 64 | | | | H2892 55x55 | | | 416, 64 | 624, 96 | 416, 64 | 624, 96 | | | K2892 55x55 | | | | | | | 624, 32, 32 |

Important: Verify all data in this document with the device data sheets.

<!-- image -->

AMD UltraScale Architecture Migration Table

<!-- image --> <!-- image --> <!-- image -->

| | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Spartan UltraScale+ | Kintex UltraScale+ Gen 2 | Kintex UltraScale+ Gen 2 | Kintex UltraScale+ Gen 2 | Kintex UltraScale+ Gen 2 | |-----------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|----------------------------|----------------------------|----------------------------|----------------------------| | Footprint | SU10P | SU25P | SU35P | SU45P | SU60P | SU65P | SU100P | SU150P | SU200P | 2KU030P | 2KU040P | 2KU050P | | F900 | | | | | | | |  |  |  |  |  |

|

<!-- image -->

AMD UltraScale+ Device Ordering Information

<!-- image -->

Notes:

1. In the AU7P device, the FCVA289 package is a chipscale package with 0.5 mm ball pitch and molded lid.
2. This character is only present in AMD Kintex UltraScale+ Gen 2 FPGAs.
3. For more details on 110 ° C operation, see the Ordering Information section in DS890, UltraScale Architecture and Product Overview

|

E = Extended (Tj = 0 ° C to +110 ° C (3) ) I = Industrial (Tj = - 40 ° C to +100 ° C)

<!-- image -->

|

<!-- image -->

Disclaimer and Attribution

DISCLAIMER: The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

© Copyright 2015 -2026 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Artix, Kintex, Spartan, Virtex, UltraScale, UltraScale+, and combinations thereof are trademarks of Advanced Micro Devices, Inc. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. All other trademarks are the property of their respective owners.

<!-- image -->